Circuit and Layout Techniques for Soft-Error-Resilient Digital CMOS Circuits


By Helen - Posted on 13 September 2011

PDF (Online Viewing): 
TitleCircuit and Layout Techniques for Soft-Error-Resilient Digital CMOS Circuits
Publication TypeThesis
Year2011
AuthorLee, HHK
AdvisorInan, US
Date Published09/2011